



Authors: Allan Richmond Razon Morales (The George Washington University), Tian Chong (ORNL) Tian Chong (UTK), Dr. Eduardo D'Azevedo (ORNL)

OBJECTIVE

We will explore how different runtime systems can be implemented on the Intel Xeon Phi System on Beacon. This coprocessor does have its own Intel MKL library that implements BLAS and LAPACK functionality. For this research, we will first explore how to utilize PLASMA for handling dense linear algebra computations and QUARK for task management and added parallelism to figure out the dependencies between the tasks and the scheduler. Once accomplished, these algorithms will be rigorously tested on the Beacon's MIC card for performance analysis and comparison with the standard Intel MKL implementation. Another goal is to implement a hybrid Out-of-Core algorithm for Cholesky factorization that can be used in conjunction with the PLASMA/QUARK implementation to see if its performance is efficient and scalable.



There are two modes of execution within Beacon: Native and Offload. The former relies on programming directly into the **co-processor (MIC card**). The goal for further optimization is using Offload Mod e, which will run on the host processor and "offload" the dense calculations to the co-processor.

mic1

acon#-mic′



Runtime Systems and Out-of-Core Cholesky Factorization on the Intel Xeon Phi System





OUT-OF-CORE ALGORITHM (OOC)

> OOC stores most data on CPU memory and brings small pieces of data into coprocessors for computation, and then write them back. It takes advantage of the computational efficiency of hardware accelerators without limiting the size of the matrix problem.

> CPU vs coprocessors(GPU,MIC,etc.):GPU is much faster and more energy efficient than CPU but has limited amount of device memory.

OOC STRUCTURE

The out-of-core part loads parts of the matrix. For example, matrix panels, to device memory, and applies the "left-looking" update from the parts already factorized and written back.

The **In-core** part factorizes the parts residing on device memory in which "right-looking" update is involved.

PROPOSED METHODOLOGY

Matrix Multiplication and other BLAS routines (QUARK, Intel MKL)

Hello World Multithreading (QUARK, Intel MKL)

Performance Testing in seconds and GFLOPS - Giga Floating Operations Per Second (PLASMA, Intel MKL)

CURRENT PROGRESS

 \succ I have modified example code from Dr. Asim YarKhan, one of the main developers of QUARK, for a matrix multiplication driver that will measure the performance of serial implementation and QUARK multi-threading.

1	2	3	4		1	0	0	0		1	2	3	4
5	6	7	8		0	1	0	0		5	6	7	8
8	7	6	5	×	0	0	1	0	=	8	7	6	5
4	3	2	1		0	0	0	1		4	3	2	1

The data will be printed in a user-friendly manner and measure the data in seconds and GFLOPS.

To generate GFLOPS/sec, under the assumption for matrix multiplication C = A * B that A,B,C are symmetric matrices (n by n), then the general formula would be:

10⁹ * sec



A driver optimized to implement QUARK and MKL threading to perform matrix multiplication and eventually other BLAS/ LaPACK routines. The data measurements should be organized and readable for both new and experienced users.

Given the current DAG, optimize the Cholesky DAG and eventually replicate the DAG on QUARK.

EXPECTED GOALS

REFERENCES

Betro, Vincent. Beacon Quickstart Guide at AACE/NICS

Betro, Vincent. <u>Beacon Training: Using the Intel Many</u> Integrate Core (MIC) Architecture: Native Mode and Intel MPI. March 2013

D'Azevedo, Eduardo, Shiquan Su, and Kwai Wong. <u>A</u> Performance Study of Solving a Large Dense Matrix for Radiation Heat Transfer.

YarKhan, Asim. *Dynamic Task Execution on Shared and* Distributed Memory Architectures. Dec. 2012.

YarKhan, Asim, Jakub Kurzak, and Jack Dongarra. QUARK Users' Guide. April 2011

TEAM INFO

• Authors: Allan Richmond Razon Morales and Tian Chong

• Mentors: Dr. Kwai Wong and Dr. Eduardo D'Azevedo

• Collaborators: Dr. Shiquan Su, Dr. Asim YarKhan, and Ben Chan